Mixed Signal Validation and Low-Power Verification

Narasimha Karunakar, AMD Bangalore

Low Power Verification Challenges - pdf

• Narasimha Karunakar is currently working as a Senior Design Engineer at AMD Bangalore and responsible for setting up the flow and driving the methodology for Power Aware Simulations for complicated Microprocessors.
• Narasimha has been working in ASIC design and verification since 2000.
• His expertise is mainly in the areas of functional verification by using state of the art verification techniques using Specman and VERA for complex ASICs. Narasimha was involved in development of complex test benches & verification of modules in Network chips and storage devices.
• Narasimha has also worked on Design, Synthesis, and Timing Analysis as part of ASIC Design flows.  Narasimha has won several “Best Performer” awards for his outstanding and consistent performance.

Sunil Kumar, Intel Bangalore

Trends in Mixed Signal Validation - pdf

• Sunil Kumar is leading Mixed Signal Validation (MSV) of next generation microprocessor at Intel, Bangalore.
• Sunil has been involved in defining MSV methodology in multiple projects.
• Before MSV, he contributed in design and validation of 10Gb Ethernet Switch ASIC.
• Sunil started his career in 1996 from C-DOT where he was involved in the design of two generations of ATM Switching systems. Sunil has BE from MNNIT, Allahabad and MSc (Engg.) from IISc, Bangalore.

DVClub membership is free and is open to all non-service provider semiconductor professionals. Most members work in verification, but there are also plenty of entrepreneurs, professors, students, managers, investors, and even design engineers who attend. Participation by service providers (solicitors) is limited to event sponsors, who supply the funds for DVClub events.

Help us plan for a proper setup and RSVP here.