Tags
analog automation analog verification Architecture ASIC Brian Bailey Cadence checkers C model Complex Architectures corner cases coverage coverage driven methodology coverage grid Coverage metrics coverage monitors DAC Dave Whipp Debugging Design design entry designers' guide consulting digital verification directed assembly code tests directed testing Distribution of Coverage Points Doug Smith Doulos DVClub DVCon emulation Eric Hennenhoefer ESL formal verification functional design verification functional verification general purpose microprocessor modeling OVM RTL testbench SystemVerilog Technical Review UVM Validation Verification verification jobs
Tag Archives: RTL verification
Posted on November 14, 2008 by eric
Joseph Hupcey of Cadence reviews Dr. Henry Chang’s presentation on analog and mixed signal verification. Continue reading →
Posted in Technical Review
|
Tagged analog automation, analog verification, Cadence, design entry, designers' guide consulting, digital verification, Henry Chang, interface errors, Joseph Hupcey, RTL verification, schematic capture
|
Comments Off
