Tags
analog automation analog verification Architecture ASIC Brian Bailey Cadence checkers C model Complex Architectures corner cases coverage coverage driven methodology coverage grid Coverage metrics coverage monitors DAC Dave Whipp Debugging Design design entry designers' guide consulting digital verification directed assembly code tests directed testing Distribution of Coverage Points Doug Smith Doulos DVClub DVCon emulation Eric Hennenhoefer ESL formal verification functional design verification functional verification general purpose microprocessor modeling OVM RTL testbench SystemVerilog Technical Review UVM Validation Verification verification jobs
Tag Archives: checkers
Posted on May 20, 2010 by saturday
By Hemendra Talesara Complexity In his recent presentation discussing verification of the Power7 processor, John Ludden of IBM opened with a quote from an IBM exec more than a decade ago. “it’s not rocket science”- a perception held by some … Continue reading →
Posted in Austin, Design Verification, Technical Review
|
Tagged Architecture, checkers, Complex Architectures, functional design verification, functional verification, RTL testbench, Technical Review, Verification
|
Comments Off
Posted on March 27, 2009 by admin
This article presents an overview of functional design verification using a coverage driven methodology while attempting to answer the question of how much testing is enough. Continue reading →
Posted in Technical Review
|
Tagged checkers, Complex Architectures, corner cases, coverage driven methodology, coverage grid, Coverage metrics, coverage monitors, directed assembly code tests, directed testing, Distribution of Coverage Points, functional design verification, general purpose microprocessor, mobile computing, random test generator, RTL testbench, Verification Progress
|
Comments Off
Posted on August 28, 2008 by admin
This blog explores the theories of NVIDIA’s Dave Whipp on restructuring DV workflow by using C models in place of the natural language specification. Continue reading →
Posted in Technical Review
|
Tagged Architecture, ASIC, C model, checkers, Dave Whipp, Debugging, Design, ESL, Methodology, NVIDIA, Spec, testbench, Validation, Verification
|
Comments Off
