Tags
analog automation analog verification Architecture ASIC Brian Bailey Cadence checkers C model Complex Architectures corner cases coverage coverage driven methodology coverage grid Coverage metrics coverage monitors DAC Dave Whipp Debugging Design design entry designers' guide consulting digital verification directed assembly code tests directed testing Distribution of Coverage Points Doug Smith Doulos DVClub DVCon emulation Eric Hennenhoefer ESL formal verification functional design verification functional verification general purpose microprocessor modeling OVM RTL testbench SystemVerilog Technical Review UVM Validation Verification verification jobs
Tag Archives: ASIC
Posted on October 19, 2010 by saturday
On November 8th, Michael Theobold of D.E. Shaw Research will present at DVClub Silicon Valley on Anton - a special purpose supercomputer. It was named after Anton van Leeuwenhoek, the father of microbiology, and was designed expressly for simulating protein … Continue reading →
Posted in Design Verification, Silicon Valley
|
Tagged Architecture, ASIC, Complex Architectures, D.E. Shaw Research, modeling, Supercomputer, Verification
|
Comments Off
Posted on August 28, 2008 by admin
This blog explores the theories of NVIDIA’s Dave Whipp on restructuring DV workflow by using C models in place of the natural language specification. Continue reading →
Posted in Technical Review
|
Tagged Architecture, ASIC, C model, checkers, Dave Whipp, Debugging, Design, ESL, Methodology, NVIDIA, Spec, testbench, Validation, Verification
|
Comments Off
