Tags
analog automation analog verification Architecture ASIC Brian Bailey Cadence checkers C model Complex Architectures corner cases coverage coverage driven methodology coverage grid Coverage metrics coverage monitors DAC Dave Whipp Debugging Design design entry designers' guide consulting digital verification directed assembly code tests directed testing Distribution of Coverage Points Doug Smith Doulos DVClub DVCon emulation Eric Hennenhoefer ESL formal verification functional design verification functional verification general purpose microprocessor modeling OVM RTL testbench SystemVerilog Technical Review UVM Validation Verification verification jobs
Category Archives: Design Verification
Posted on September 2, 2010 by saturday
DVClub (Design Verification Club) has announced the formation of two new international chapters in Toronto and Eindhoven. DVClub is a professional networking organization which provides quarterly lunch events for semiconductor designers and verification engineers. The organization currently has active chapters … Continue reading →
Posted on May 20, 2010 by saturday
By Hemendra Talesara Complexity In his recent presentation discussing verification of the Power7 processor, John Ludden of IBM opened with a quote from an IBM exec more than a decade ago. “it’s not rocket science”- a perception held by some … Continue reading →
Posted in Austin, Design Verification, Technical Review
|
Tagged Architecture, checkers, Complex Architectures, functional design verification, functional verification, RTL testbench, Technical Review, Verification
|
Comments Off
