Tags
analog automation analog verification Architecture ASIC Brian Bailey Cadence checkers C model Complex Architectures corner cases coverage coverage driven methodology coverage grid Coverage metrics coverage monitors DAC Dave Whipp Debugging Design design entry designers' guide consulting digital verification directed assembly code tests directed testing Distribution of Coverage Points Doug Smith Doulos DVClub DVCon emulation Eric Hennenhoefer ESL formal verification functional design verification functional verification general purpose microprocessor modeling OVM RTL testbench SystemVerilog Technical Review UVM Validation Verification verification jobs
Author Archives: admin
Posted on March 8, 2010 by admin
If you live in the Southern region, the employment picture may improve slightly over the last quarter of 2009 — though there seems to be a flood of people moving to follow the job market (look at license plates when … Continue reading →
Posted on March 5, 2010 by admin
By Doug Smith of Doulos Conferences aren’t my favorite events to attend. They tend to be dominated by the big three EDA companies, and the messages are usually just a variation on what was said last year. However, there is … Continue reading →
Posted in DV Conferences, Technical Review
|
Tagged Brian Bailey, Cadence, Design, Doug Smith, Doulos, DVCon, Mentor, modeling, OVM, Synopsys, SystemC, SystemVerilog, UVM, VMM
|
1 Comment
Posted on February 11, 2010 by admin
By Richard Goering on February 1, 2010. This article is reposted from the Cadence blog. Can verification engineers gain control over the verification process, and stop being full-time firefighters? With proper planning, communication, and organization, the answer is “yes,” according … Continue reading →
Posted in Boston, Silicon Valley, Technical Review
|
Tagged Allison Goodman, Validation, Verification
|
Comments Off
Posted on November 19, 2009 by admin
By Dayna Romanick, Sr. Recruiting Manger Analysis of the Current Job-Market for Semiconductor Engineers While there are areas of the country that are showing an upswing, we have yet to see the robust hiring intentions that were predicted earlier this … Continue reading →
Posted on October 19, 2009 by admin
By Dayna Romanick Sr. Recruiting Manager: Silicon Elite This year remains tough for many job-seekers in the semiconductor industry. Q3 has been marked with leading employers laying off and consolidating work forces in all areas of the semiconductor industry. Although … Continue reading →
Posted on October 19, 2009 by admin
The first DVClub “Lunch Around” of 2009 was held yesterday at Jasper’s restaurant in the Domain. “These events are a change from our normal speaker event with 175+ people”, said organizer Eric Hennenhoefer. “Instead we have a series of round-table … Continue reading →
Posted on September 18, 2009 by admin
By Dayna Romanick Sr. Recruiting Manager: Silicon Elite There’s good news in the marketplace if you’re a bit adventurous, startups are hiring. Many experienced DV engineers are leaving behind the security of their established companies in hopes of becoming a … Continue reading →
Posted on August 5, 2009 by admin
Written by Brian Bailey for DVClub At DAC this year, one of the main themes was ESL but not in the usual sense of it having a lot of promise but little to deliver. This year it had a lot … Continue reading →
Posted in DV Conferences
|
Tagged Brian Bailey, coverage, DAC, Debugging, Design, ESL, modeling, Technical Review, Verification, virtual platforms
|
1 Comment
Posted on June 10, 2009 by admin
Collaborate, network, and discuss DVClub events with fellow members on LinkedIn groups. If you receive our newsletters, then you’re already pre-approved.
Posted on June 10, 2009 by admin
Preliminary Call for Papers: 10th International Workshop on Microprocessor Test and Verification (MTV 2009) December 7-8, 2009, Hyatt Regency On Town Lake, Austin, Texas, USA. Website: http://mtv.ece.ucsb.edu/MTV/ This is the 10th edition of the MTV Workshop, a testament to its … Continue reading →
Posted in Austin, DV Conferences
|
Tagged coverage, Debugging, emulation, formal verification, functional verification, microprocessor, modeling, multimedia processor, performance testing, SoC, test, Validation, Verification
|
Comments Off
